10

15

20

## ABSTRACT OF THE DISCLOSURE

An apparatus and method are provided that enable a architecture (ISA) central instruction set multiple processing unit (CPU) to distinguish between different program instructions corresponding to different ISAs during execution of a multiple-ISA application program. The apparatus allows the multiple-ISA CPU to select a particular ISA decoding mode corresponding to a program instruction. The program instruction is located at an address within an The apparatus address space of the multiple-ISA CPU. includes a plurality of boundary address registers and ISA The plurality of boundary address mode selection logic. registers can be dynamically loaded to partition the address space into a plurality of address ranges, where each of the plurality of address ranges corresponds to each of a plurality of ISA decoding modes. The ISA mode selection logic is coupled to the plurality of boundary address The ISA mode selection logic receives the registers. particular address, and compares it against the plurality of address ranges to determine the particular ISA decoding mode for the particular program instruction.